Wafer-Level Testing and Test During Burn-In for Integrated Circuits

by Sudarshan Bahukudumbi and Krishnendu Chakrabarty

No Customer Reviews

Wafer-level testing refers to a critical process of subjecting integrated circuits and semiconductor devices to electrical testing while they are still in wafer form. Burn-in is a temperature/bias... This description may be from another edition of this product.

Format:Hardcover

Language:English

ISBN:1596939893

ISBN13:9781596939899

Release Date:February 2010

Publisher:Artech House Publishers

Length:198 Pages

Weight:0.95 lbs.

Dimensions:0.7" x 6.2" x 9.1"

Related Subjects

Engineering Technology

Customer Reviews

0 rating

Write a review

ThriftBooks sells millions of used books at the lowest everyday prices. We personally assess every book's quality and offer rare, out-of-print treasures. We deliver the joy of reading in recyclable packaging with free standard shipping on US orders over $15. ThriftBooks.com. Read more. Spend less.

Copyright © 2025 Thriftbooks.com Terms of Use | Privacy Policy | Do Not Sell/Share My Personal Information | Cookie Policy | Cookie Preferences | Accessibility Statement
ThriftBooks ^® and the ThriftBooks ^® logo are registered trademarks of Thrift Books Global, LLC

Wafer-Level Testing and Test During Burn-In for Integrated Circuits

Recommended

Customer Reviews

Popular Categories

Website

My Account

Partnerships

Quick Help

About Us

Follow Us