Logic Synthesis and Verification Algorithms is a textbook designed for courses on VLSI Logic Synthesis and Verification, Design Automation, CAD and advanced level discrete mathematics. It also serves as a basic reference work in design automation for both professionals and students. Logic Synthesis and Verification Algorithms is about the theoretical underpinnings of VLSI (Very Large Scale Integrated Circuits). It combines and integrates modern developments...
Related Subjects
Algorithms Architecture CAD Computer Design Computer Science Computers Computers & Technology Discrete Mathematics Drafting & Presentation Education Education & Reference Electrical & Electronics Engineering Graphic Design Mathematics Microprocessors & System Design Programming Pure Mathematics Schools & Teaching Science & Math Software Design, Testing & Engineering Technology Textbooks