Skip to content
Scan a barcode
Scan
Paperback Layout Minimization of CMOS Cells Book

ISBN: 1461366119

ISBN13: 9781461366119

Layout Minimization of CMOS Cells

Select Format

Select Condition ThriftBooks Help Icon

Recommended

Format: Paperback

Condition: New

$109.99
50 Available
Ships within 2-3 days

Book Overview

The layout of an integrated circuit (lC) is the process of assigning geometric shape, size and position to the components (transistors and connections) used in its fabrication. Since the number of components in modem ICs is enormous, computer- aided-design (CAD) programs are required to automate the difficult layout process. Prior CAD methods are inexact or limited in scope, and produce layouts whose area, and consequently manufacturing costs, are...

Customer Reviews

0 rating
Copyright © 2024 Thriftbooks.com Terms of Use | Privacy Policy | Do Not Sell/Share My Personal Information | Cookie Policy | Cookie Preferences | Accessibility Statement
ThriftBooks® and the ThriftBooks® logo are registered trademarks of Thrift Books Global, LLC
GoDaddy Verified and Secured