This thoughtful and comprehensive book addresses a means of quantitatively assessing functional verification progress. Without this process, design and verification engineers, and their management, are left guessing whether or not they have completed verifying the device they are designing. Using the techniques described in this timely book, they will learn how to build a toolset which allows them to know how close they are to functional closure.